Abstract-For 45-nm technologies and below, the maximum operation frequency of integrated circuits (ICs) has reached multiple gigahertz. At the same time, the size of modern ICs has increased significantly with several billions of transistors integrated on each die. When a large number of transistors switch at the same time, high current consumption is generated. The high current consumption combining with the parasitic resistance and inductance of the power supply network generates a significant power supply noise peak, which causes abnormal reset and generates excessive radiation emission, and hence needs to be accurately monitored, adapted, and mitigated. This paper presents a novel power supply noise measurement and adaptation system that can monitor the peak power supply noise and make dynamic adaptation within one clock cycle. The proposed system has been implemented in Nangate 45-nm technology. It has been proved that the proposed measurement and the adaptation system can successfully avoid the performance degradation or functional failure due to excessive power supply noise. The peak power supply noise monitoring accuracy is 5 mV. The adaptation reaction time is 75%-100% of single system clock cycle. The proposed system is robust against temperature and process variation, and of negligible area overhead and power consumption.
20%-30% of VDD, and believed to be higher for lower technologies. In addition, thermal change, RF radiation, and some other factors can introduce power supply noise. The peak power supply noise may degrade performance, fail the function, and increase the radiation emission in integrated circuits (ICs). For example, the length of a critical path may be slowed down to longer than one clock cycle, and thus, the capture flip-flops cannot capture the correct signal, which may cause performance issues such as cache miss or stall. Besides, to achieve higher speed, the threshold voltage of MOSFET has been reduced significantly in recent years. For instance, the threshold voltage of low threshold voltage (LVT) cell has been reduced to 10%-15% of VDD [1] . Therefore, the peak power supply noise level has exceeded the threshold voltage of LVT cells, which increases the probability of unintentional switch.
Hence, it is necessary to evaluate the severity of peak power supply noise. The traditional method to obtain peak power supply noise is through postlayout parasitic extraction and simulation. However, due to process variations, significant differences exist between the models and the manufactured devices. It is almost impossible to accurately predict the peak power supply noise level of a manufactured die in design stage by simulation. Therefore, measuring the actual silicon becomes the preferred solution. However, off-chip measurement equipments have three limitations: 1) cannot perform measurements while the chip is used in field; 2) lack the ability of monitoring the peak power supply noise of locations inside a chip, such as the locations with high switching probability and far from primary VDD input pins; and 3) cannot prevent power supply noise from causing functional degradations or failures. Therefore, methodology and architecture with ability to monitor peak power supply noise and perform adaptation on-chip to avoid in-field failure or performance degradation is of great value to modern ICs.
A. Previous Work
The previous work on power supply noise measurement and on-chip adaptation is discussed in this section. As power supply noise affects the speed of gates, sensors using oscillation frequency or path delay variation to monitor power supply noise have been presented in [2] - [4] . However, ring oscillator or path-based monitors can only provide average power supply noise of a period of time, while noise information inside a single clock cycle is lost. Transient power supply noise monitors have been proposed [5] , [6] . To obtain a detailed waveform of power supply noise, the above transient power supply noise monitors usually employ analog-to-digital frontend to convert the power supply noise level into a digital signature, and recover the noise waveform from the digital signatures. For most cases, the IC's power supply noise synchronizes with the system clock; hence, to obtain a power supply noise waveform, the Analog-to-Digital Converters (ADCs) sampling rate should be at least multiple times of system frequency. The extra high sampling frequency causes difficulties for layout and power design.
Peak power supply noise is the major measure of noise severity, as well as the major cause of system functional failure, such as abnormal reset and glitch. Hence, monitoring peak power supply noise can provide a good insight of field failures, while significantly save area and power cost compared with obtaining the whole waveform. Tamaki et al. [7] and Chow and Hor [8] used withholding circuits to convert peak power supply noise into a signature and record the peak signature. While Hsu et al. [9] translated the peak noise into a pulsewidth. All [7] - [9] eliminate the need of sampling clock and reduces power consumption.
With the capacity of in-field adjustment, on-chip adaptation systems are promising solutions for avoiding performance degradation or function failure, while the chip is in the field. The adaptation systems can be divided into two categories with one alleviates the level of power supply noise and the other reduces devices' susceptibility to the noise. By implementing on-chip decoupling capacitors, Fujii et al. [10] reduced the level of power supply noise by weakening current peaks. However, due to the high congestion rate in regions of high power supply noise, only a limited number of decoupling capacitors can be inserted, which has been proved to be not enough. Instead of using on-chip capacitors to stabilize current, Takashima et al. [11] dynamically compensated the current fluctuation through a current source. However, this method cannot locally and timely compensate current consumption (or power supply noise peak) for each location.
Blome et al. [12] and Tschanz et al. [13] presented an adaption system utilizing low-cost hardware structure that identifies increasing propagation delay due to IR-drop, and uses a bias adaptation system to speed up gates. Other types of online adaption architectures [14] , [15] adjust path speed by elevating power supply voltage during excessive power supply drop. Besides current compensation and device immunity improvement, power supply noise can be adapted by carefully scheduling switching activities to avoid simultaneous current consumption. An adaptation system, which balances faster and slower pipeline stages to reduce noise level and improves operation frequency, is proposed in [16] . A bus architecture reducing simultaneous switching I/O number is proposed in [17] . Huang et al. [18] rearranged clock tree to avoid the clocks of synchronize cells from arriving at the same time, while Kumar et al. [19] rescheduled the primary inputs' arriving time to prevent logic from switching together. In [20] , a sensor-based hierarchical controller for dynamic reliability management is presented, which locally relaxes reliability-induced constraints, while meets them over larger time window. Variability and aging adaptation system called N-variant attempts to keep system performance under multiple variations is presented in [21] . Whereas Grenat et al. [22] ensured the critical path timing by proposing an adaptive clocking system. A software-and-hardware combined solution is presented in [23] , which significantly improves pipeline throughput in presence of process, voltage, temperature, and aging variations. Instead of adapting the elements such as delay, power supply, or clock, a software solution, which adapts instruction assignment sequence, is proposed in [24] . Another type of adaptation methodology, which prevents critical path failure by borrowing redundant margin from upper stream paths, is proposed in [25] .
Surveying through literature, and from the discussions above, measurement and adaptation solutions of very high accuracy, short reaction time, and low adaptation cost are needed for today's designs.
B. Contribution and Paper Organization
In this paper, we propose a novel power supply noise measurement and adaptation system for ICs using built-in sensors and adaptors. The proposed power supply noise measurement and the adaptation system have the following advantages: 1) recording the noise peak value without the need of sampling clock and reference voltage; 2) dynamic adaptation within one clock cycle; 3) robustness against process variation and temperature; 4) utilizing the unused timing margin to perform local adaptation to reduce timing failure risk as well as peak noise level; and 5) low area overhead and measurement and standby power consumption.
The rest of this paper is organized as follows. Section II describes the architecture of the proposed system. Section III presents the flow for system implementation, measurement, and adaptation. The temperature and process variation robustness analyses are given in Section IV. The experimental results are given in Section V. Finally, the conclusions are drawn in Section VI.
II. ARCHITECTURE
The proposed system is composed of on-chip peak power supply noise sensors, local adaptor cells (LACs), and a central control unit, as shown in Fig. 1 . The details of the components are introduced in Sections II-A-II-C.
A. Architecture of the Proposed Peak Power Supply Noise Sensor
The architecture of the peak power supply noise sensor is presented in Fig. 2 , which is mainly composed of the following components: 1) adjustable resistor; 2) resistor ladder; 3) inverter array; and 4) signature flip-flop array. With the influence of power supply noise, the input voltage level at pin VDD in Fig. 2 varies. Then, the variation level is converted into a signature, and the peak signature is hold by level-1 signature flip-flops. At the end of the measurement window, the peak signature will be piped to level-2 signature flip-flop. It should be noted that, to save sensor area, level-2 signature flip-flops are a part of the central control unit, and shared by all or multiple sensors. In this implementation, the resistor ladder, inverter array, signature flip-flop array, and output signature are all of 32 bit. 
1) Adjustable Resistor:
The design of the adjustable resistor is shown in Fig. 3 , by which the overall resistance can be adjusted through changing the vector of V cali [n − 1] : 0]. Through calibration, the resistance variation of the resistor ladder, the systematic switching threshold floating of inverter array, and the impact of temperature variation can be compensated. In other words, the calibration circuit moves the voltage of Node To prevent large leakage current from VDD to GND, elements belonging to resistor ladder and adjustable resistor should be built with high resistance material (i.e., unsalicided p+ poly). For example, unsalicided p+ poly with around 200 sheet resistance and 0.5 μm width can be used. The total resistance between VDD and GND through the resistors is 28 K-32 K , depending on the state of adjustable resistor. Hence, resistor ladder and adjustable resistor introduce 0.5e-3-W power consumption in measurement mode comparable with several big buffers. In standby mode, to further reduce the power consumption, the control bits V cali [n − 1 : 0] are switched to GND to cutoff the leakage path from VDD through resistor ladder to GND. As power supply noise is location sensitive, whether the sensor can catch the worst power supply noise peak is determined by the location of the sensor. In this paper, multiple regions with high IR-drop due to switching activity obtained by layout tools (such as IC compiler) will be selected to place the components introduced above. In addition, the noise peak happening time is unknown. Fortunately, the sticky design of the signature flip-flop array guarantees only the peak value is recorded. For instance, during the noise measurement mode, with different power supply noise levels, a different number of inverters flip and generate clock rising edges for the level-1 signature flip-flops in Fig. 2 . If during the noise measurement mode, a level-1 signature flip-flop has ever received such an edge, then its output sticks to logic 1 until mode ends. Therefore, the end signature can always reflect the worst peak of the whole noise measurement window.
B. Central Control Unit
The central control unit is a state machine to configure power supply noise measurement by programming the measurement window length and reference signatures. In addition, this unit analyzes the signature and initiates adaptation if the power supply noise exceeds the threshold level. This unit is composed of three major components: 1) control logic; 2) comparison logic; and 3) decision logic.
1) Control Logic: Before measurement starts, the configuration values, such as sensor selection, measurement window length, the initial control vectors of adjustable resistors, and calibration destination signature (CDSignature[31:0]), are serially scanned or parallel written into the configuration registers inside control logic through data interface. The control logic also generates comparison and decision logic enable and disable signals according to the measurement and adaptation phase. (Fig. 5) . Hence, it is suggested to make m ≤ 15, which guarantees enough peak power supply noise measurement scope. During the power supply noise measurement, comparison logic compares the peak signature with the adaptation thresholds and dumps the comparison results to the decision logic.
3) Decision Logic: The decision logic determines whether adaptation is needed based on the comparison results. Two adaptation decisions can be made to adapt the power supply noise: 1) local adaptation and 2) global adaptation. By local adaptation, only certain failing paths are adapted without affecting the overall performance. While by global adaptation, the system operation frequency is degraded.
C. Architecture of the Local Adaptor Cell
Since power supply noise is highly location-aware, performing local adaptation is efficient to compensate its impact on the speed of a critical path, which also avoids performance degradation caused by global adaptation. Local adaptation is performed by the architecture named Type I LAC, which can borrow redundant margin from the upper stream path. The borrowed margin gives timing critical path extra timing to prevent failure. The architecture of a Type I LAC is shown in Fig. 6 . When power supply noise reaches the preset local adaptation threshold, the local adaptation is enabled. The launch clock going through LAC in Fig. 6 is switched to after adaptation usage route, which makes its launch clock arrives earlier. Hence, the switching between timing closure route (before adaptation usage route) and new route (after adaptation usage route) gives the critical path an extra slack equal to the delay of the green buffer.
As shown in Fig. 7 , to guarantee the upper stream path is still functioning after lending timing margin named Flexible_Margin to the timing margin critical path, the upper stream path should have a margin at least 2 ×Flexible_Margin longer than the local adaptation threshold. That means if the slack of upper steam path satisfies the requirement, no extra modification is needed. Else, Type II LAC is needed to be inserted to the launching flip-flop of the upper stream path, which is also shown in Fig. 6 . The Type II LAC actually gives the upper stream path a tighter constraint during timing closure, which makes sure the upper stream path always has abundant timing margin to lend to the down stream path.
The value of Flexible_Margin should be decided according to the preset noise margin as well as the tolerable power supply noise level. Take a circuit with 250-MHz system clock, 1.2 V standard power supply, 5% preset noise margin, for example. A 100 mV peak noise is applied to the circuit, and the delay increment for 95% of the top 100 longer than 3.6 ps sample paths is less than 4.73%, which can be handled by the 5% preset noise margin. While a 150-mV peak noise causes 95% of the top 100 longer than 3.6-ps sample paths degrade 7.31%. Hence, if the detected power peak is larger than 100 mV, the critical paths have high risk to fail. Then, a Flexible_Margin close to 2.5% of system clock (100 ps) will be borrowed by Type I LAC to prevent the failure from happen. Power supply noises higher than 150 mV will be adapted through global adaptation. It should be noted that, in this case, the LAC insertion flow guarantees the upper stream path has close to 10% slack by employing Type II LAC.
III. FLOW OF POWER SUPPLY NOISE MEASUREMENT AND ADAPTATION
The overall implementation, measurement, and adaptation flow of power supply noise adaptation system are shown in Fig. 8 . The flow can be easily integrated into current industrypracticed design flow. Furthermore, it gives no impact on the SoC function and test. Both of the peak power supply noise measurement and adaptation can be performed during SoC functional and design for testability (DFT) test phases, which breaks the usage bottleneck of in-field measurement adaptation.
A. Peak Power Supply Noise Sensor Insertion
In the first step, peak power supply noise sensors are inserted. The areas of potentially high power supply noise (Location HighPSN ) (large number of gates switched simultaneously) are selected. The locations with low power supply noise level (Location LowPSN ) are also selected to help making global adaptation decision. The resistor ladder in Fig. 2 is composed of silicide resistors, which is area efficient. As the output of the inverter array drives the clock of level-1 signature flip-flops, the path length between inverter array and level-1 flip-flops is suggested to be as short as possible. Since the peak noise level increment or decrement only cause part of inverters and level-1 signature flip-flops change state, the extra power consumption introduced is small.
The peak power supply noise sensor can be selected and activated by central control unit. Two activation schemes, including time and event activations, are implemented. For time activation, the peak noise measurement is launched once or periodically at certain number of clock cycles. And for event activation, the measurement is started at certain circuit activity, such as core enabling and at-speed structural test.
B. Local Adaption Cell Insertion
A four-step methodology is used for LAC insertion as follows.
1) Timing critical paths, which are most sensitive to power supply noise (power supply noise critical paths) inside Location HighPSN , are selected by static or statistic timing analysis tools. 2) Timing critical paths with worst corner slacks shorter than predefined threshold are selected to insert LAC. It should be noted that the larger the predefined slack threshold is, the higher peak power supply noise LAC can adapt. However, with larger predefined slack threshold, more critical paths are selected to insert LAC, which means higher area overhead. It should also be noted that the delay of buffers on path after adaptation of Type I LAC in Fig. 6 should be equal or less than Flexible_Margin. 3) If the upper stream path's slack is shorter than need, Type II LAC is needed to be inserted to the launching flip-flop of the upper stream path (as shown in Fig. 6 ). Type II LAC uses separate timing closure and usage paths, which makes sure the upper stream path always has abundant timing margin to lend to the down stream path. 4) A timing and layout adjustment is then performed with Types I and II LAC cell fixed, and before adaption usage route of Fig. 6 selected. Therefore, a new layout with LACs inserted can be generated.
C. Signature Lookup Table Generation
In this step, the lookup table, including various power supply voltage levels and corresponding signatures, is generated. The lookup table is obtained during manufacturing test and stored in on-chip flash or tester data log. Before power supply noise peak measurement, two values corresponding to local and global adaptation threshold are preloaded into comparison circuit from lookup table. After measurement, by comparing the output signature and lookup table, the peak noise level can be recovered. It should be noted that due to the threshold variation of the inverters in inverter array and the resistance variation of the resistor ladder, the lookup table for different ICs may be different. Hence, the dedicated lookup should be generated for each chip.
D. Process and Temperature Variation Calibration
The peak power supply noise sensor is calibrated before measurement starts. 
E. Peak Power Supply Noise Measurement
The local (V local ) and global adaption (V global ) thresholds are loaded from flash into the central control unit as the first step of the measurement. Then, the peak power supply noise sensor is triggered at certain time or event. After triggered, level-1 signature flip-flops withhold the peak signature. The peak signature is piped to level-2 signature flip-flops after measurement.
F. Measurement Results Analysis
The signatures collected by the peak sensor are then analyzed by the decision logic inside the central control unit. A decision of no, local, or global adaptation is made in this step. If the sensor detects that an area is not influenced by excessive power supply noise (the peak noise level is smaller than the local adaption threshold), no adaptation decision is made. However, if the measured peak power supply voltage drop at Location HighPSN is greater than the preconfigured local adaptation threshold, the local adaptation decision is made. If both Location HighPSN and Location LowPSN shows the same power supply degradation, or the peak noise level is larger than the global adaptation threshold, the system regards that the local adaptation cannot compensate the impact of noise, or the whole IC is affected by off-chip power supply noise, so the global adaptation decision is made.
G. Local and Global Adaptation
When the local adaptation threshold has been reached, the local adaptation is enabled. LACs in Fig. 6 are switched to after adaptation usage route to loose critical path timing and suppress power supply noise peak. If the peak power supply noise has reached the global adaptation threshold, the global adaptation will be initiated. Through the global adaptation, either the system clock frequency can be degraded by programming on-chip phase-locked loop or the power supply can be elevated by power management unit (PMU). The algorithm of system implementation and adaptation is shown in Algorithm 1.
It should be noted that, in real circuit, if a large amount of negative edge devices are used, double power supply noise peaks may occur within one clock cycle (i.e., close to both rising and falling edges of a system clock). It is suggest to shrink the measurement window to smaller than half of a system clock cycle. Hence, all of the noise peaks will not be missed. Take a 250-MHz implementation for example, the sensor clock is selected to be 1 ns, and both of the peaks close to rising and falling clock edges are captured. To check the second peaks' impact on timing margin reduction, two consecutive 1-ns power supply noise peaks (as described in Table I ) are applied within one system clock cycle. The average degradation levels for the top 50 critical paths are shown in Table I (rightmost column). From Table I , it can be seen that the peaks' impact has an accumulative effect. Therefore, a weight can be assigned to each peak signature. Either the peak signature or the accumulative weight has reached the adaptation threshold, and the adaptation is triggered. The accumulative weight will be reset to 0 for the next system clock cycle.
H. Adaptation Release
It should be noted that the critical paths can borrow timing margin from the upper stream paths to prevent timing errors. However, the after adaptation path shown in Fig. 6 is composed of several buffers, which cause extra power consumption. Hence, to save power, when the high power supply noise mode (i.e., launch on shift, launch on capture, or built-in self test mode) has gone, the adaptation will be released. This helps to improve the manufacture yield without affecting functional power. In addition, power supply noise is highly location/activity aware. When the high noise/activity region has shifted (i.e., moved to another core), the adaptation of the original region will also be released.
Algorithm 1 Power Supply Noise Measurement and Adaptation

IV. ANALYSES OF THE PROPOSED MEASUREMENT AND ADAPTATION SYSTEM A. Analysis of Temperature Variation's Impact
For the peak power supply noise sensor, the signature can be affected by the switching threshold voltage of inverters. Once the voltage at Node[i ] in Fig. 1 transpasses the switching threshold voltage, the corresponding bit of the signature switches. However, as temperature affects the threshold voltage of MOSFETs, the switching threshold of a gate is also affected. Therefore, it is necessary to analyze the robustness of the proposed sensor toward temperature variations (the inverter's switching threshold is defined as the input voltage at which the inverter yields an output voltage equaling to its input voltage). The expression of switching threshold (V M ) is shown as follows [26] :
where V tp and V tn are the threshold voltages of pMOS and nMOS. The threshold voltage of MOSFET [27] is expressed by the following formula:
where V bias is the source-to-body bias, φ F is the surface potential, V tp(n)0 is the pMOS or nMOS's threshold voltage for zero substrate bias, k is the Boltzmann constant, T is the temperature, q is the charge of an electron, N A is a doping parameter, and N i is the intrinsic doping parameter for the substrate. Through expressions above, it can be seen that the temperature change affects φ F , and finally affect the threshold voltage of an inverter. Therefore, due to temperature caused V tp , V tn , and finally V M fluctuation, for the same power supply voltage drop, the signature might be different. To eliminate the impact of temperature variation, two calibration methodologies are proposed in Sections IV-B and IV-C.
B. Achieve Thermal Robustness Through Bias Calibration
According to the relationship between V M and V bias shown in (3) and (4), V bias of pMOS or nMOS of an inverter can be adjusted to eliminate the signature floating due to temperature variation. The control signal is shown in Fig. 2 as V InvBias . Hence, the signature under standard power supply at room temperature is obtained first as golden signature. With temperature varying, a bias calibration is performed before measurement starts. During bias calibration, V InvBias is trimmed by on-chip PMU, and the output signature is compared with the golden signature. When the output signature equals to the golden signature, the calibration stops. The flow of bias calibration is shown in Fig. 9 .
However, the bias calibration method requires an primary stand-alone V InvBias input, an on-chip PMU, as well as a bias voltage trimmer, which may cause extra cost for some SoC. Furthermore, the calibration accuracy is predetermined by the resolution of voltage trimmer.
C. Achieve Thermal Robustness Through Resistance Calibration
To reduce calibration cost and improve accuracy, another method called resistance calibration is proposed, which utilizes the adjustable resistor in Fig. 2 . The resistance calibration adjusts the overall resistance of resistor ladder to make the signature for the same power supply noise peak constant, while the temperature changed from Temperature A to Temperature B. The calibration schema is shown in Fig. 10(a) and (b) . Fig. 10(a) shows the voltage distribution of resistor ladder at Temperature A, which is the initial room temperature. In addition, Fig. 10(b) shows the voltage distribution of resistor ladder at Temperature B. R TOP and R BTM are the resistances of the adjustable resistors and fixed resistors in Fig. 2 before calibration.
In Fig. 10 
It can be seen that after successfully find R TOP through the resistor calibration process, (6) and (8) realize concurrently, which means (7) and (9) realize automatically at the same time. Therefore, with successful calibration, the switching threshold at Temperature A (V M_TEMPA ) and Temperature B (V M_TEMPB ) both equal to V NODE[m] under no power supply noise, and equal to V NODE[n] under the same amount of power supply noise. Hence, the signature stability through temperature variation is guaranteed.
It should be noted that the short calibration and the measurement time make the measurement result can be obtained before regional temperature has dramatically changed. Take a 250-MHz system for example, the calibration time is less than 32 × 4 + 4 × 4 = 144 ns. In addition, the sensor can monitor the peak power supply noise for 1 to 1024 clock cycles, which equals to 4 ns-4.096 μs. Therefore, the overall sensor running time is 0.148-4.24 μs. According to the thermal results validated in [28] , the maximum hot spot substrate temperature variation rate is 150 μs/°C during intense circuit activity. Hence, normally, the sensor can finish measurements within the 1°C temperature variation.
D. Process Variation Robustness Analysis
For advanced technology nodes, process variation has significant impact on the parameters of devices. As a result, the switching threshold of the inverters in inverter array, and the resistance of resistors in resistor ladder vary from die to die. 1) ] are different from die to die. Fortunately, although the differences exist, for each individual die, the signature is still unique for each noise peak case, and hence, it does not affect most of the peak power supply noise measurements. Therefore, after calibration, each die should have a dedicated unique lookup table. This lookup table can be stored in on-chip flash or Automated Test Equipment (ATE) memory, and used during normal data readout or customer return.
Since the calibration is performed through providing digital control signals to the adjustable resistor (Fig. 3) under certain calibration voltage (i.e., 1.2 V) , and check whether the output has approached to calibration destination signature (CDSignature[31:0]) or not. According to the analysis in Sections IV-C and IV-D above, the calibration can remove temperature and process variations' impact on measurement result. However, for a changed calibration voltage, the same CDSignature[31:0] may represent different voltage levels. Therefore, the lookup table needs to be updated. When the proposed sensor is used on ATE to measure excessive scanbased test noise, the calibration voltage can be kept very well (i.e., at 1.2 V). Even if the sensor is used in-field (such as in a running automobile), the voltage regulation module of PMU can keep calibration voltage for most of the cases. However, in some cases, when there is excessive battery wearout, the calibration voltage cannot be fully guaranteed. Then, we suggest to use ordinary ring oscillator to measure supply degradation in-field. The lookup table for the specific degraded calibration voltage can be updated as need if there is costumer return to save production test time. Therefore, noise peak measurement error can be rectified.
E. Adaptation Reaction Time Analysis
From Sections II-A and II-B, the measurement window length equals to the duration of enable signal EN in Fig. 4 . After each measurement window ends, the sensor generates a signature representing the maximum power supply noise level of the specific period. To decrease the response time, the EN and CLK signal in Fig. 4 can be split system clock with frequencies of k f and p f , respectively, where f is the system frequency and k and p are the integrals with p ≥ k ≤ 1. The adaptation is initiated when the signature first reach the adaptation threshold. Therefore, the adaptation reaction time is the sum of measurement window length and adaptation control generation, considering metastability, which can be expressed as 1/ f (2/k + 2/ p). After the power supply noise disappears or weakens, the adaptation is terminated.
V. EXPERIMENTAL RESULTS
The peak power supply noise measurement and adaptation system has been implemented in 45-nm Nangate technology node [29] . The peak power supply noise sensor together with the adaptation system is implemented on ITC'99 b19 benchmark. For the whole measurement and adaptation system, the resistor ladder and the calibration circuit need custom layout, and hence, Fig. 11 shows the layout of them. The resistor ladder and the calibration circuit of the proposed power supply noise sensor are delivered as a hard IP. To verify the temperature robustness of the proposed sensor, the accuracy is verified in a temperature range from −40°C to 100°C. The standard power supply used is 1.2 V. The proposed peak power supply noise measurement sensor has been implemented in an advanced multicore processor. Four locations, which are close to four cores with the highest potential switching activities in the industrial processor, are selected to insert the sensor block.
A. Signature Lookup Table
The signature lookup table is generated first during production test. During the lookup table generation, the proposed sensor generates corresponding signatures under different power supply voltages with no core activity. Table II shows the voltage lookup table obtained. The power supply voltage is swept from 1.20 to 0.94 V with a 10-mV step. The scope of the sensor covers the range of potential power supply voltage drop. Since the resistance calibration guarantees the stability of signature under all temperatures, therefore the lookup table is applicable to all temperature cases. Table III shows the lookup tables generated for 4 specific chips across multiple process corners.
Power supply noises with different peaks (20-120 mV) and bottom width values (1-5 ns) (as shown in Fig. 12 ) are injected into SPICE simulator and measured by the proposed sensor to verify the accuracy of the generated lookup table. Table IV shows the sensor's accuracy of measurement. By comparing the peak value of power supply voltage injected and measured, it can be seen that the sensor could measure the peak voltage with a relative error between −0.395% and 0.426% with a maximum error of 5 mV.
B. Temperature Stability Verification
As mentioned above, the switching threshold of the proposed sensor works as the reference voltage of power supply noise measurement. However, the switching threshold is a function of MOSFET's threshold voltage, which is unstable with temperature variation. To eliminate switching threshold variation's impact on the measurement results, resistance calibration is performed before measurement. The signature stability under temperature variation of the proposed sensor is mathematically proved in Section IV. The proposed sensor is tested at different temperatures (−40°C, 25°C, and 100°C), and the signatures generated without and with calibration are then compared. The result is shown in Table V . It can be seen that the temperature calibration successfully keeps the signature for different levels of power supply noise stable through temperature variation.
The Monte Carlo simulation in Fig. 13 shows the accuracy improvement caused by: 1) generating a dedicated lookup table for each individual die and 2) thermal resistance calibration. The 5% oxide thickness, 10% gate length, 15% resistance, and 25% threshold voltage process variation, and −40°C to 120°C temperature variation have been applied to 60 b19 samples. It can be seen that, for the same sensors, due to the two measures above, the error has been significantly reduced to within 10 mV.
C. Adaptation Reaction Time
The adaptation reaction time should be calculated considering the metastability of signagure flip-flops. According to silicon data, the metastability window length for the signature flip-flop under test are <100 ps [30] . For the 250-MHz implementation with 4× faster sensor clock, the metastability window length is within one sensor clock. Without considering metastability, the sensed data can be piped to level-2 signature flip-flop in the next clock cycle. However, if a level-1 signature flip-flop switches very late (close to the next clock edge), metastability can happen. Taking metastability settling time into account, an additional sensor clock is needed for piping the data from inverter array through level-1 to level-2 signature flip-flop. Therefore, considering two adaptation decision making clock cycles, the maximum reaction time can be 100% system clock cycle, while the minimum reaction time is a 75% system clock cycle. It should be noted that by employing faster sensor clock, the reaction time can be further reduced. Considering the adaptation control generation time, which needs two sensor clock cycles (2 ns), the overall reaction time is 3.262 ns, which is 81.55% of a system clock cycle.
D. Power Supply Noise Adaptation
To verify the power supply noise adaptation system, two layouts with and without the proposed adaptation system are generated. A critical path of b19 with a slack of 0.1 ns is selected with SPICE model extracted. As shown in Fig. 15(a) , the power supply voltage is 1.2 V, which is the standard operating voltage, and the correct output is displayed as the black solid line. Then, power supply noise with a peak value of 1.08 V is injected to the power supply network of the critical path. The peak noise level is higher than threshold of local (100 mV) but lower than the threshold of global adaptation (200 mV). Fig. 15(b) shows that, for the original layout without adaptation system inserted, the selected critical path fails due to power supply noise. However, for the path with the proposed adaptation system, the output after local adaptation is shown in Fig. 15(c) . Hence, the proposed adaptation system prevents the critical path from failing without affecting system clock frequency.
E. Peak Power Supply Noise Mitigation
When the peak value of power supply noise exceeds the local adaptation threshold value and trigger adaptation, the victim path borrows the timing margin from its upper stream clock by making its launching clock arrives earlier. This mechanism helps to reduce the level of power supply noise peak by preventing synchronized elements from switching at the same time. Fig. 16 shows the peak power supply noise before and after local adaptation of a clock zone containing 100 flip-flops. The peak power supply noise mitigation effect for four different clock zones, including 100, 211, 638, and 1728 flip-flops, which is implement on b19 circuit and 64-bit floating point and graphics unit (FGU) set from the OpenSPARCT2 SPARC core, is shown in Table VI. From  Table VI , it can be seen that, with more clock zones adapted, the power supply noise peaks mitigation rate is getting higher, with a maximum of 58.3% for b19 and 27.66% for FGU set, which significantly improves the power integrity and reduces the electromagnetic emission of SoC.
It should be noted that a region can be affected by various types of power supply noises, including on-chip switching, packaging, and off-chip external noises. The proposed architecture can mitigate the on-chip switching and packing noises by suppressing the switching activity intensity. According to the industrial experiences for 55 nm and below ICs, intensive switching activities (i.e., scan-based launch on shift, launch on capture, and so on) are the major cause of test failure, when the activity density reduces the timing recovers [31] . Hence, by using the proposed adaptation, which improves timing and suppresses switching intensity, the structural test pass rate or manufacture yield can be improved. Fortunately, the peak measurement result reflects the worst peak level within 1-1024 system clock cycles, including all of the on-chip and off-chip noises, which helps to separate on-chip and off-chip noise levels, evaluate, and improve printed circuit board and socket design.
F. Power Consumption and Area Overhead of the Proposed System
To save power, in all of the modes other than noise measurement mode, by turning OFF the adjustable resistor Figs. 2 and 3 , the input voltage of the inverter array is pushed to ground, which makes all inverters stay in cutoff mode. The power consumption of the sensor is suppressed to the leakage level. At the same time, the clock of level-1 and two signature flip-flops is gated. Within noise measurement mode, a small number (3-4) of inverters has to be placed close to CMOS linear region. The average power consumption is measured to be 1.0646e-11W. In addition, the maximum transient power peak occurs when the inverter array and level-1 flip-flop flipping, which is 2.6e-3-13e-3 W, depending on how many signature bits switching at the same time. The average and peak power for 32 normal size clock buffers used by a 2GHz traditional ADC can reach 1.79313-11 and 8.2e-3W. Hence, the power consumption of the proposed sensor is acceptable.
The area overhead is calculated based on the number of peak power supply noise sensor and LAC inserted. Table VII shows the measurement and adaptation system gives b19 an area overhead from 0.624% to 2.071%, and gives FGU set an area overhead from 0.416% to 1.316%. The area overhead could be even smaller for larger scale industrial SoCs.
VI. CONCLUSION
In this paper, a peak power supply noise measurement and adaptation system, including a novel built-in sensor, decision logic, and local adaptors, is presented. This system can monitor the peak power supply voltage with a resolution of 5 mV, and locally or globally adapts the paths within one clock cycle to prevent functional failure. The proposed local adaptation methodology utilizes the unused margin of the upper stream path, without degrading the system performance. Besides, the local adaptation methodology mitigates the power supply noise peak significantly, which further benefits path timing and reduces the emission of the circuit. The system has been implemented in b19 benchmark circuit. The built-in sensor's ability to measure the peak of power supply voltage drop and the effectiveness of adaptation has been verified. The experimental results show that the proposed system is of high accuracy, temperature robustness, low power consumption, and area overhead.
